books search
books
Donate
Log In
Log In
to access more features
personal recommendations
Telegram Bot
download history
send to Email or Kindle
manage booklists
save to favorites
Personal
Book Requests
Explore
Z-Recommend
Booklists
Most Popular
Categories
Contribution
Donate
Uploads
Litera Library
Donate paper books
Add paper books
Search paper books
My LITERA Point
Terms search
Main
Terms search
search
1
The microarchitecture of Intel and AMD CPUs
Agner Fog
instruction
clock
µops
eax
branch
cycle
execution
cache
µop
mov
memory
floating
registers
port
units
integer
bytes
operations
ebx
latency
cycles
throughput
pipeline
prediction
processors
jump
stack
bits
buffer
jumps
byte
intel
core
macro
operand
entry
btb
amd
penalty
extra
partial
entries
trace
flags
ecx
predicted
stalls
xmm
decoding
delay
File:
PDF, 1.32 MB
Your tags:
0
/
0
2
IA-32 Intel® Architecture Optimization Reference Manual
Intel Corporation
intel
cache
processor
memory
instruction
simd
optimization
pentium
processors
prefetch
execution
architecture
compiler
coding
floating
xmm
technology
impact
branch
latency
streaming
stack
logical
generality
assembly
extensions
integer
byte
metrics
figure
threading
bytes
avoid
registers
alignment
aligned
cpuid
event
mmx
operations
hyper
µops
mm0
eax
precision
ebx
operation
stores
loads
throughput
Year:
2004
Language:
english
File:
PDF, 2.55 MB
Your tags:
0
/
0
english, 2004
3
Power and Performance
Morgan Kaufmann
Kukunas
,
Jim
intel
instruction
memory
processor
cache
function
kernel
events
event
linux
branch
compiler
execution
registers
stack
core
analysis
configuration
command
bits
figure
listing
pointer
directory
phoronix
x86
architecture
typically
pentium
profile
provides
resources
pipeline
report
processors
designed
µops
additionally
optimization
functions
graphics
trace
vtune
assembly
entry
counters
byte
unsigned
values
introduced
Year:
2015
Language:
english
File:
PDF, 4.05 MB
Your tags:
0
/
0
english, 2015
4
Power and Performance: Software Analysis and Optimization
Morgan Kaufmann
Jim Kukunas
intel
instruction
memory
processor
cache
function
kernel
events
event
linux
branch
execution
compiler
registers
stack
core
analysis
configuration
command
bits
figure
listing
pointer
directory
x86
architecture
phoronix
typically
provides
profile
pentium
resources
pipeline
designed
report
processors
additionally
µops
functions
trace
optimization
vtune
entry
graphics
assembly
byte
unsigned
values
introduced
counters
Year:
2015
Language:
english
File:
PDF, 11.38 MB
Your tags:
5.0
/
5.0
english, 2015
1
Follow
this link
or find "@BotFather" bot on Telegram
2
Send /newbot command
3
Specify a name for your chatbot
4
Choose a username for the bot
5
Copy an entire last message from BotFather and paste it here
×
×